翻訳と辞書 Words near each other ・ Intellectual Property Research Institute of Australia ・ Intellectual property valuation ・ Intel Inboard 386 ・ Intel International Science and Engineering Fair ・ Intel iPSC ・ Intel iPSC/2 ・ Intel iPSC/860 ・ Intel Ireland ・ Intel ISEF Finalist Medal ・ Intel LANSpool ・ Intel Matrix RAID ・ Intel MCS-296 ・ Intel MCS-48 ・ Intel MCS-51 ・ Intel MCS-96 ・ Intel Memory Model ・ Intel Mobile Communications ・ Intel Modular Server System ・ Intel MPX ・ Intel Museum ・ Intel Open Port ・ Intel Open Source License ・ Intel Outstanding Researcher Award ・ Intel P2 ・ Intel P3 ・ Intel P35 ・ Intel P4 ・ Intel P45 ・ Intel P55 ・ Intel P67 Dictionary Lists mini英和辞書 mini和英辞書 Webster 1913 Latin-English FOLDOC Wikipedia English ウィキペディア

翻訳と辞書　辞書検索 [ 開発暫定版 ] スポンサード リンク Intel Memory Model ： ウィキペディア英語版 Intel Memory Model In computing, Intel Memory Model refers to a set of six different memory models of the x86 CPU operating in real mode which control how the segment registers are used and the default size of pointers. == Memory segmentation == (詳細はdata segment), CS (code segment), SS (stack segment), and ES (extra segment). Another 16-bit register can act as an offset into a given segment, and so a logical address on this platform is written ''segment'':''offset'', typically in hexadecimal notation. In real mode, in order to calculate the physical address of a byte of memory, the hardware shifts the contents of the appropriate segment register 4 bits left (effectively multiplying by 16), and then adds the offset. For example, the logical address 7522:F139 yields the 20-bit physical address: 75220 + F139 = 84359 Note that this process leads to aliasing of memory, such that any given physical address may have multiple logical representations. This means that comparison of pointers in different segments is a complicated process. 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「Intel Memory Model」の詳細全文を読む スポンサード リンク 翻訳と辞書 : 翻訳のためのインターネットリソース Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.